...
Ishaan
Posted on 04 Mar 2023

T Flip-flop in Verilog

In this tutorial, we'll describe a T flip flip without reset, with synchronous reset and asynchronous reset.

T flip-flop Truth Table

Clock Edge
T
Q
Description

$$\downarrow$$

X

Q

No Change (Store previous input)

$$\uparrow$$

0

Q

Previous State

$$\uparrow$$

1

$$\overline Q$$

Toogle

T flip-flop without reset

module tff(clk,t,q);
input clk,t;
output reg q;

always @ (posedge clk)begin
    if(t == 0)
        q <= q;
    else 
        q = ~q;
end
                
endmodule

T flip-flop with synchronous reset

module tff(clk,reset,d,q);
input clk,reset,t;
output reg q;

always @ (posedge clk)begin
    if(reset)
        q <= 0;
    else begin
    if(t == 0)
        q <= q;
    else 
        q = ~q;
    end
end
                
endmodule

T flip-flop with asynchronous reset

module tff(clk,reset,d,q);
input clk,reset,d;
output reg q;

always @ (posedge clk or negedge reset)begin
    if(~reset)
        q <= 0;
    else begin
    if(t == 0)
        q <= q;
    else 
        q = ~q;
    end
end
                
endmodule
Learn Verilog HDL

Click like if you found this useful

Add Comment

* Required information
1000

Comments

No comments yet. Be the first!
Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License