Course Instructor

CS201P - Tutorial 1

How to Simulate Verilog HDL in Vivado 2022

For this tutorial we are using Xilinx Vivado 2022 for simulating Verilog HDL

Create New Vivado Project

In this part we'll create a Vivado Project

Open Vivado 2022, The window of Vivado 2022 looks like as shown below. If you are using previous verison of Vivado it may look different.

And Gate Using Diodes

Click on File → Project → New

And Gate Using Diodes

New Project Window will apprer. Click on Next

And Gate Using Diodes

In project Name, write a unique project name and Click Next. Do not forget to check Create project subdirectory

And Gate Using Diodes

Choose RTL Project

And Gate Using Diodes

You can add Source file from here. For this tutorial skip this part (Click Next). We'll Create source file later

And Gate Using Diodes

We do not require any Constraints File so, skip this part by cliking on Next

And Gate Using Diodes

Do not choose any part number since we are just simulating the Verilog HDL so leave it as default part. Click Next

And Gate Using Diodes

In this window, project summary will show. Click on Finish

And Gate Using Diodes

After creating the project, the will look like as shown below.

And Gate Using Diodes

Till now, we've created the Vivado Project required for this tutorial.

Create Design Source

Now, we'll create source file for writing Verilog HDL.

Click on File → Add Sources

And Gate Using Diodes

Click on Create Design Source and click on Next

And Gate Using Diodes

Click on Create File

And Gate Using Diodes

Write a unique file name and click OK

And Gate Using Diodes

In this window you can define your module name and input output ports. Do not change the module name and click OK

And Gate Using Diodes

Click Yes

And Gate Using Diodes

In Project Manager, Under the Design Sources you can find your all design files. Double clik on this to write Verilog codes.

And Gate Using Diodes

Write the Verilog Code. The code for half adder is given below. This module has two inputs and two outputs

And Gate Using Diodes

You can check the RTL Schematic. To do this, In Project manager (Left side of the window), Click on RTL Analysis →Schematic

And Gate Using Diodes

Create Simulation Source

Now our module is ready. We'll now create Test Bench for testing this module.

Click on File → Add Sources and do no forget to click on Add or Create Simulation Sources

And Gate Using Diodes

Write the verilog code for test bench

And Gate Using Diodes

Click on Simulations → Run Simulation. Now you can see the waveform

And Gate Using Diodes

That's all.

Posted By

...
Kamal Raj
Posted on 18 August 2022

Comments